Function: updateLinkCells | Module: exec | Source: linkCells.c:209-385 [...] | Coverage: 0.32% |
---|
Function: updateLinkCells | Module: exec | Source: linkCells.c:209-385 [...] | Coverage: 0.32% |
---|
/home/eoseret/qaas_runs_CPU_9468/171-148-3214/intel/CoMD/build/CoMD/CoMD/src-openmp/linkCells.c: 209 - 385 |
-------------------------------------------------------------------------------- |
209: if (iz == gridSize[2]) |
210: { |
211: iBox = boxes->nLocalBoxes + 2*gridSize[2]*gridSize[1] + 2*gridSize[2]*(gridSize[0]+2) + |
212: (gridSize[0]+2)*(gridSize[1]+2) + (gridSize[0]+2)*(iy+1) + (ix+1); |
213: } |
214: // Halo in Z- |
215: else if (iz == -1) |
216: { |
217: iBox = boxes->nLocalBoxes + 2*gridSize[2]*gridSize[1] + 2*gridSize[2]*(gridSize[0]+2) + |
218: (gridSize[0]+2)*(iy+1) + (ix+1); |
219: } |
220: // Halo in Y+ |
221: else if (iy == gridSize[1]) |
[...] |
227: else if (iy == -1) |
228: { |
229: iBox = boxes->nLocalBoxes + 2*gridSize[2]*gridSize[1] + iz*(gridSize[0]+2) + (ix+1); |
230: } |
231: // Halo in X+ |
232: else if (ix == gridSize[0]) |
233: { |
234: iBox = boxes->nLocalBoxes + gridSize[1]*gridSize[2] + iz*gridSize[1] + iy; |
235: } |
236: // Halo in X- |
237: else if (ix == -1) |
238: { |
239: iBox = boxes->nLocalBoxes + iz*gridSize[1] + iy; |
240: } |
241: // local link celll. |
242: else |
243: { |
244: iBox = ix + gridSize[0]*iy + gridSize[0]*gridSize[1]*iz; |
245: } |
246: assert(iBox >= 0); |
247: assert(iBox < boxes->nTotalBoxes); |
[...] |
258: int nj = boxes->nAtoms[jBox]; |
259: copyAtom(boxes, atoms, iId, iBox, nj, jBox); |
260: boxes->nAtoms[jBox]++; |
261: |
262: assert(boxes->nAtoms[jBox] < MAXATOMS); |
263: |
264: boxes->nAtoms[iBox]--; |
265: int ni = boxes->nAtoms[iBox]; |
266: if (ni) copyAtom(boxes, atoms, ni, iBox, iId, iBox); |
267: |
268: if (jBox > boxes->nLocalBoxes) |
269: --atoms->nLocal; |
[...] |
288: { |
289: emptyHaloCells(boxes); |
290: |
291: for (int iBox=0; iBox<boxes->nLocalBoxes; ++iBox) |
292: { |
293: int iOff = iBox*MAXATOMS; |
294: int ii=0; |
295: while (ii < boxes->nAtoms[iBox]) |
296: { |
297: int jBox = getBoxFromCoord(boxes, atoms->r[iOff+ii]); |
298: if (jBox != iBox) |
299: moveAtom(boxes, atoms, ii, iBox, jBox); |
300: else |
301: ++ii; |
302: } |
303: } |
304: } |
[...] |
327: const int iOff = MAXATOMS*iBox+iAtom; |
328: const int jOff = MAXATOMS*jBox+jAtom; |
329: atoms->gid[jOff] = atoms->gid[iOff]; |
330: atoms->iSpecies[jOff] = atoms->iSpecies[iOff]; |
331: memcpy(atoms->r[jOff], atoms->r[iOff], sizeof(real3)); |
332: memcpy(atoms->p[jOff], atoms->p[iOff], sizeof(real3)); |
333: memcpy(atoms->f[jOff], atoms->f[iOff], sizeof(real3)); |
334: memcpy(atoms->U+jOff, atoms->U+iOff, sizeof(real_t)); |
[...] |
352: int ix = (int)(floor((rr[0] - localMin[0])*boxes->invBoxSize[0])); |
353: int iy = (int)(floor((rr[1] - localMin[1])*boxes->invBoxSize[1])); |
[...] |
359: if (rr[0] < localMax[0]) |
360: { |
361: if (ix == gridSize[0]) ix = gridSize[0] - 1; |
362: } |
363: else |
364: ix = gridSize[0]; // assign to halo cell |
365: if (rr[1] < localMax[1]) |
[...] |
371: if (rr[2] < localMax[2]) |
[...] |
384: for (int ii=boxes->nLocalBoxes; ii<boxes->nTotalBoxes; ++ii) |
385: boxes->nAtoms[ii] = 0; |
0x40c820 PUSH %RBP |
0x40c821 MOV %RSP,%RBP |
0x40c824 PUSH %R15 |
0x40c826 PUSH %R14 |
0x40c828 PUSH %R13 |
0x40c82a PUSH %R12 |
0x40c82c PUSH %RBX |
0x40c82d SUB $0x78,%RSP |
0x40c831 MOV %RSI,-0x48(%RBP) |
0x40c835 MOV 0xc(%RDI),%R14D |
0x40c839 MOV %RDI,-0x40(%RBP) |
0x40c83d MOV 0x14(%RDI),%EDI |
0x40c840 CMP %EDI,%R14D |
0x40c843 MOV %EDI,-0x38(%RBP) |
0x40c846 JGE 40c872 |
0x40c848 MOV %EDI,%ECX |
0x40c84a MOVSXD %R14D,%RDI |
0x40c84d SAL $0x2,%RDI |
0x40c851 MOV -0x40(%RBP),%RAX |
0x40c855 ADD 0x78(%RAX),%RDI |
0x40c859 MOV %R14D,%EAX |
0x40c85c NOT %EAX |
0x40c85e ADD %ECX,%EAX |
0x40c860 LEA 0x4(,%RAX,4),%RDX |
0x40c868 XOR %ESI,%ESI |
0x40c86a CALL 4152a0 <_intel_fast_memset> |
0x40c86f MOV -0x38(%RBP),%EDI |
0x40c872 TEST %R14D,%R14D |
0x40c875 JLE 40cd80 |
0x40c87b MOV -0x40(%RBP),%RAX |
0x40c87f MOV 0x78(%RAX),%RAX |
0x40c883 LEA 0x1(%R14),%ECX |
0x40c887 MOV %ECX,-0x2c(%RBP) |
0x40c88a XOR %R9D,%R9D |
0x40c88d VPCMPEQD %XMM0,%XMM0,%XMM0 |
0x40c891 MOV %RAX,-0x60(%RBP) |
0x40c895 MOV %R14,-0xa0(%RBP) |
0x40c89c JMP 40c8cc |
0x40c89e NOPW %CS:(%RAX,%RAX,1) |
0x40c8ad NOPW %CS:(%RAX,%RAX,1) |
0x40c8bc NOPL (%RAX) |
(79) 0x40c8c0 INC %R9 |
(79) 0x40c8c3 CMP %R14,%R9 |
(79) 0x40c8c6 JE 40cd80 |
(79) 0x40c8cc CMPL $0,(%RAX,%R9,4) |
(79) 0x40c8d1 JLE 40c8c0 |
(79) 0x40c8d3 MOVSXD %R9D,%RCX |
(79) 0x40c8d6 SAL $0x6,%RCX |
(79) 0x40c8da MOV %RCX,-0x88(%RBP) |
(79) 0x40c8e1 MOV -0x48(%RBP),%RCX |
(79) 0x40c8e5 MOV 0x18(%RCX),%R11 |
(79) 0x40c8e9 MOV -0x40(%RBP),%RAX |
(79) 0x40c8ed VMOVSD 0x30(%RAX),%XMM1 |
(79) 0x40c8f2 MOV (%RAX),%R13D |
(79) 0x40c8f5 LEA -0x1(%R13),%ECX |
(79) 0x40c8f9 MOV %ECX,-0x64(%RBP) |
(79) 0x40c8fc VMOVUPD 0x38(%RAX),%XMM2 |
(79) 0x40c901 VMOVUPD 0x20(%RAX),%XMM3 |
(79) 0x40c906 VMOVUPD 0x68(%RAX),%XMM4 |
(79) 0x40c90b MOV 0x4(%RAX),%RBX |
(79) 0x40c90f MOV -0x60(%RBP),%RAX |
(79) 0x40c913 VMOVQ %RBX,%XMM5 |
(79) 0x40c918 MOV %RBX,%RCX |
(79) 0x40c91b SHR $0x20,%RCX |
(79) 0x40c91f VPADDD %XMM0,%XMM5,%XMM6 |
(79) 0x40c923 MOV %RCX,-0x98(%RBP) |
(79) 0x40c92a LEA (%RCX,%RCX,1),%EDX |
(79) 0x40c92d MOV %RDX,%RCX |
(79) 0x40c930 MOV %RDX,-0x78(%RBP) |
(79) 0x40c934 IMUL %EBX,%ECX |
(79) 0x40c937 MOV %ECX,-0x34(%RBP) |
(79) 0x40c93a LEA 0x2(%R13),%ECX |
(79) 0x40c93e MOV %ECX,-0x30(%RBP) |
(79) 0x40c941 VPINSRD $0,%R14D,%XMM5,%XMM7 |
(79) 0x40c947 XOR %R15D,%R15D |
(79) 0x40c94a MOV %R13,-0x70(%RBP) |
(79) 0x40c94e MOV %RBX,-0x58(%RBP) |
(79) 0x40c952 MOV %R9,-0x50(%RBP) |
(79) 0x40c956 JMP 40c991 |
0x40c958 NOPW %CS:(%RAX,%RAX,1) |
0x40c967 NOPW %CS:(%RAX,%RAX,1) |
0x40c976 NOPW %CS:(%RAX,%RAX,1) |
(80) 0x40c980 INC %R15D |
(80) 0x40c983 MOV -0x58(%RBP),%RBX |
(80) 0x40c987 CMP (%RAX,%R9,4),%R15D |
(80) 0x40c98b JGE 40c8c0 |
(80) 0x40c991 MOV -0x88(%RBP),%RCX |
(80) 0x40c998 ADD %R15D,%ECX |
(80) 0x40c99b MOVSXD %ECX,%RCX |
(80) 0x40c99e MOV %RCX,-0x90(%RBP) |
(80) 0x40c9a5 LEA (%RCX,%RCX,2),%R12 |
(80) 0x40c9a9 VMOVSD (%R11,%R12,8),%XMM8 |
(80) 0x40c9af VUCOMISD %XMM8,%XMM1 |
(80) 0x40c9b4 MOV %R13D,%ECX |
(80) 0x40c9b7 JBE 40c9dd |
(80) 0x40c9b9 MOV -0x40(%RBP),%RAX |
(80) 0x40c9bd VSUBSD 0x18(%RAX),%XMM8,%XMM8 |
(80) 0x40c9c2 VMULSD 0x60(%RAX),%XMM8,%XMM8 |
(80) 0x40c9c7 MOV -0x60(%RBP),%RAX |
(80) 0x40c9cb VROUNDSD $0x9,%XMM8,%XMM8,%XMM8 |
(80) 0x40c9d1 VCVTTSD2SI %XMM8,%ECX |
(80) 0x40c9d6 CMP %ECX,%R13D |
(80) 0x40c9d9 CMOVE -0x64(%RBP),%ECX |
(80) 0x40c9dd VMOVUPD 0x8(%R11,%R12,8),%XMM9 |
(80) 0x40c9e4 VSUBPD %XMM3,%XMM9,%XMM8 |
(80) 0x40c9e8 VMULPD %XMM4,%XMM8,%XMM8 |
(80) 0x40c9ec VROUNDPD $0x9,%XMM8,%XMM8 |
(80) 0x40c9f2 VCVTTPD2DQ %XMM8,%XMM8 |
(80) 0x40c9f7 VPCMPEQD %XMM8,%XMM5,%K1 |
(80) 0x40c9fd VCMPPD $0x2,%XMM9,%XMM2,%K0 |
(80) 0x40ca04 KSHIFTRB $0x1,%K0,%K2 |
(80) 0x40ca0a KMOVD %K2,%R10D |
(80) 0x40ca0e KMOVD %K0,%EDX |
(80) 0x40ca12 VMOVDQA32 %XMM6,%XMM8{%K1} |
(80) 0x40ca18 VMOVD %XMM8,%ESI |
(80) 0x40ca1c TEST $0x1,%DL |
(80) 0x40ca1f MOV %ESI,%R8D |
(80) 0x40ca22 CMOVNE %EBX,%R8D |
(80) 0x40ca26 TEST $0x1,%R10B |
(80) 0x40ca2a JE 40ca80 |
(80) 0x40ca2c ADD %EBX,%R8D |
(80) 0x40ca2f MOV -0x78(%RBP),%RDX |
(80) 0x40ca33 LEA 0x3(%RDX,%R8,1),%EDX |
(80) 0x40ca38 IMUL -0x30(%RBP),%EDX |
(80) 0x40ca3c ADD -0x2c(%RBP),%ECX |
(80) 0x40ca3f ADD -0x34(%RBP),%ECX |
(80) 0x40ca42 ADD %EDX,%ECX |
(80) 0x40ca44 JMP 40cb51 |
0x40ca49 NOPW %CS:(%RAX,%RAX,1) |
0x40ca58 NOPW %CS:(%RAX,%RAX,1) |
0x40ca67 NOPW %CS:(%RAX,%RAX,1) |
0x40ca76 NOPW %CS:(%RAX,%RAX,1) |
(80) 0x40ca80 MOV %R15,%R10 |
(80) 0x40ca83 VPEXTRD $0x1,%XMM8,%R15D |
(80) 0x40ca89 CMP $-0x1,%R15D |
(80) 0x40ca8d JE 40cac0 |
(80) 0x40ca8f TEST $0x1,%DL |
(80) 0x40ca92 JE 40cb00 |
(80) 0x40ca94 ADD -0x98(%RBP),%R15D |
(80) 0x40ca9b JMP 40cb40 |
0x40caa0 NOPW %CS:(%RAX,%RAX,1) |
0x40caaf NOPW %CS:(%RAX,%RAX,1) |
0x40cabe XCHG %AX,%AX |
(80) 0x40cac0 MOV -0x78(%RBP),%RDX |
(80) 0x40cac4 LEA 0x1(%R8,%RDX,1),%EDX |
(80) 0x40cac9 IMUL -0x30(%RBP),%EDX |
(80) 0x40cacd ADD -0x2c(%RBP),%ECX |
(80) 0x40cad0 ADD -0x34(%RBP),%ECX |
(80) 0x40cad3 ADD %EDX,%ECX |
(80) 0x40cad5 JMP 40cb4e |
0x40cad7 NOPW %CS:(%RAX,%RAX,1) |
0x40cae6 NOPW %CS:(%RAX,%RAX,1) |
0x40caf5 NOPW %CS:(%RAX,%RAX,1) |
(80) 0x40cb00 CMP $-0x1,%ESI |
(80) 0x40cb03 JE 40cb40 |
(80) 0x40cb05 CMP %ECX,%R13D |
(80) 0x40cb08 JNE 40cd00 |
(80) 0x40cb0e VPADDD %XMM7,%XMM8,%XMM8 |
(80) 0x40cb12 VPEXTRD $0x1,%XMM8,%EDX |
(80) 0x40cb18 IMUL %EBX,%EDX |
(80) 0x40cb1b VMOVD %XMM8,%ECX |
(80) 0x40cb1f ADD %EDX,%ECX |
(80) 0x40cb21 JMP 40cb4e |
0x40cb23 NOPW %CS:(%RAX,%RAX,1) |
0x40cb32 NOPW %CS:(%RAX,%RAX,1) |
(80) 0x40cb40 IMUL -0x30(%RBP),%R15D |
(80) 0x40cb45 ADD -0x2c(%RBP),%ECX |
(80) 0x40cb48 ADD -0x34(%RBP),%ECX |
(80) 0x40cb4b ADD %R15D,%ECX |
(80) 0x40cb4e MOV %R10,%R15 |
(80) 0x40cb51 TEST %ECX,%ECX |
(80) 0x40cb53 JS 40cdc0 |
(80) 0x40cb59 CMP %EDI,%ECX |
(80) 0x40cb5b JGE 40ce00 |
(80) 0x40cb61 MOV %ECX,%EBX |
(80) 0x40cb63 CMP %RBX,%R9 |
(80) 0x40cb66 JE 40c980 |
(80) 0x40cb6c MOV %R15,-0x80(%RBP) |
(80) 0x40cb70 MOVSXD (%RAX,%RBX,4),%RSI |
(80) 0x40cb74 MOVSXD %ECX,%RDX |
(80) 0x40cb77 SAL $0x6,%RDX |
(80) 0x40cb7b ADD %RSI,%RDX |
(80) 0x40cb7e MOV -0x48(%RBP),%RAX |
(80) 0x40cb82 MOV 0x8(%RAX),%R14 |
(80) 0x40cb86 MOV -0x90(%RBP),%R13 |
(80) 0x40cb8d MOV (%R14,%R13,4),%ESI |
(80) 0x40cb91 MOV %ESI,(%R14,%RDX,4) |
(80) 0x40cb95 MOV %R11,%R8 |
(80) 0x40cb98 MOV 0x10(%RAX),%R11 |
(80) 0x40cb9c MOV (%R11,%R13,4),%ESI |
(80) 0x40cba0 MOV %ESI,(%R11,%RDX,4) |
(80) 0x40cba4 LEA (%R8,%R12,8),%R12 |
(80) 0x40cba8 LEA (,%RDX,8),%RSI |
(80) 0x40cbb0 LEA (%RSI,%RSI,2),%R10 |
(80) 0x40cbb4 MOV 0x10(%R12),%RSI |
(80) 0x40cbb9 MOV %RSI,0x10(%R8,%R10,1) |
(80) 0x40cbbe VMOVUPS (%R12),%XMM8 |
(80) 0x40cbc4 MOV %R8,%RDI |
(80) 0x40cbc7 VMOVUPS %XMM8,(%R8,%R10,1) |
(80) 0x40cbcd MOV 0x20(%RAX),%RSI |
(80) 0x40cbd1 LEA (,%R13,8),%R8 |
(80) 0x40cbd9 LEA (%R8,%R8,2),%R15 |
(80) 0x40cbdd MOV 0x10(%RSI,%R15,1),%R8 |
(80) 0x40cbe2 MOV %R8,0x10(%RSI,%R10,1) |
(80) 0x40cbe7 VMOVUPS (%RSI,%R15,1),%XMM8 |
(80) 0x40cbed VMOVUPS %XMM8,(%RSI,%R10,1) |
(80) 0x40cbf3 MOV 0x28(%RAX),%R8 |
(80) 0x40cbf7 MOV 0x10(%R8,%R15,1),%R9 |
(80) 0x40cbfc MOV %R9,0x10(%R8,%R10,1) |
(80) 0x40cc01 VMOVDQU (%R8,%R15,1),%XMM8 |
(80) 0x40cc07 VMOVDQU %XMM8,(%R8,%R10,1) |
(80) 0x40cc0d MOV 0x30(%RAX),%R10 |
(80) 0x40cc11 MOV -0x60(%RBP),%RAX |
(80) 0x40cc15 MOV (%R10,%R13,8),%R9 |
(80) 0x40cc19 MOV %R9,(%R10,%RDX,8) |
(80) 0x40cc1d MOV (%RAX,%RBX,4),%EDX |
(80) 0x40cc20 LEA 0x1(%RDX),%R9D |
(80) 0x40cc24 MOV %R9D,(%RAX,%RBX,4) |
(80) 0x40cc28 CMP $0x3f,%EDX |
(80) 0x40cc2b JGE 40ce40 |
(80) 0x40cc31 MOV -0x50(%RBP),%RDX |
(80) 0x40cc35 MOVSXD (%RAX,%RDX,4),%RBX |
(80) 0x40cc39 DEC %RBX |
(80) 0x40cc3c MOV %EBX,(%RAX,%RDX,4) |
(80) 0x40cc3f TEST %EBX,%EBX |
(80) 0x40cc41 JE 40ccbc |
(80) 0x40cc43 LEA (%RSI,%R15,1),%RDX |
(80) 0x40cc47 ADD -0x88(%RBP),%RBX |
(80) 0x40cc4e MOV (%R14,%RBX,4),%R9D |
(80) 0x40cc52 MOV -0x90(%RBP),%R13 |
(80) 0x40cc59 MOV %R9D,(%R14,%R13,4) |
(80) 0x40cc5d MOV (%R11,%RBX,4),%R9D |
(80) 0x40cc61 MOV %R9D,(%R11,%R13,4) |
(80) 0x40cc65 ADD %R8,%R15 |
(80) 0x40cc68 LEA (,%RBX,8),%R9 |
(80) 0x40cc70 LEA (%R9,%R9,2),%R9 |
(80) 0x40cc74 MOV %RDI,%R14 |
(80) 0x40cc77 MOV 0x10(%RDI,%R9,1),%R11 |
(80) 0x40cc7c MOV %R11,0x10(%R12) |
(80) 0x40cc81 VMOVUPS (%RDI,%R9,1),%XMM8 |
(80) 0x40cc87 VMOVUPS %XMM8,(%R12) |
(80) 0x40cc8d MOV 0x10(%RSI,%R9,1),%R11 |
(80) 0x40cc92 MOV %R11,0x10(%RDX) |
(80) 0x40cc96 VMOVUPS (%RSI,%R9,1),%XMM8 |
(80) 0x40cc9c VMOVUPS %XMM8,(%RDX) |
(80) 0x40cca0 MOV 0x10(%R8,%R9,1),%RDX |
(80) 0x40cca5 MOV %RDX,0x10(%R15) |
(80) 0x40cca9 VMOVDQU (%R8,%R9,1),%XMM8 |
(80) 0x40ccaf VMOVDQU %XMM8,(%R15) |
(80) 0x40ccb4 MOV (%R10,%RBX,8),%RDX |
(80) 0x40ccb8 MOV %RDX,(%R10,%R13,8) |
(80) 0x40ccbc MOV -0xa0(%RBP),%R14 |
(80) 0x40ccc3 CMP %ECX,%R14D |
(80) 0x40ccc6 JGE 40ccce |
(80) 0x40ccc8 MOV -0x48(%RBP),%RCX |
(80) 0x40cccc DECL (%RCX) |
(80) 0x40ccce MOV -0x38(%RBP),%ECX |
(80) 0x40ccd1 MOV -0x50(%RBP),%R9 |
(80) 0x40ccd5 MOV %RDI,%R11 |
(80) 0x40ccd8 MOV %ECX,%EDI |
(80) 0x40ccda MOV -0x70(%RBP),%R13 |
(80) 0x40ccde MOV -0x58(%RBP),%RBX |
(80) 0x40cce2 MOV -0x80(%RBP),%R15 |
(80) 0x40cce6 CMP (%RAX,%R9,4),%R15D |
(80) 0x40ccea JL 40c991 |
(79) 0x40ccf0 JMP 40c8c0 |
0x40ccf5 NOPW %CS:(%RAX,%RAX,1) |
(80) 0x40cd00 IMUL %EBX,%R15D |
(80) 0x40cd04 CMP $-0x1,%ECX |
(80) 0x40cd07 JE 40cd40 |
(80) 0x40cd09 ADD %ESI,%R15D |
(80) 0x40cd0c IMUL %R13D,%R15D |
(80) 0x40cd10 JMP 40cb4b |
0x40cd15 NOPW %CS:(%RAX,%RAX,1) |
0x40cd24 NOPW %CS:(%RAX,%RAX,1) |
0x40cd33 NOPW %CS:(%RAX,%RAX,1) |
(80) 0x40cd40 ADD %R14D,%ESI |
(80) 0x40cd43 ADD %R15D,%ESI |
(80) 0x40cd46 MOV %ESI,%ECX |
(80) 0x40cd48 JMP 40cb4e |
0x40cd4d NOPW %CS:(%RAX,%RAX,1) |
0x40cd5c NOPW %CS:(%RAX,%RAX,1) |
0x40cd6b NOPW %CS:(%RAX,%RAX,1) |
0x40cd7a NOPW (%RAX,%RAX,1) |
0x40cd80 ADD $0x78,%RSP |
0x40cd84 POP %RBX |
0x40cd85 POP %R12 |
0x40cd87 POP %R13 |
0x40cd89 POP %R14 |
0x40cd8b POP %R15 |
0x40cd8d POP %RBP |
0x40cd8e RET |
0x40cd8f NOPW %CS:(%RAX,%RAX,1) |
0x40cd9e NOPW %CS:(%RAX,%RAX,1) |
0x40cdad NOPW %CS:(%RAX,%RAX,1) |
0x40cdbc NOPL (%RAX) |
0x40cdc0 MOV $0x425be2,%EDI |
0x40cdc5 MOV $0x425b07,%ESI |
0x40cdca MOV $0x425bec,%ECX |
0x40cdcf MOV $0xf6,%EDX |
0x40cdd4 CALL 4030c0 <__assert_fail@plt> |
0x40cdd9 NOPW %CS:(%RAX,%RAX,1) |
0x40cde8 NOPW %CS:(%RAX,%RAX,1) |
0x40cdf7 NOPW (%RAX,%RAX,1) |
0x40ce00 MOV $0x425c1b,%EDI |
0x40ce05 MOV $0x425b07,%ESI |
0x40ce0a MOV $0x425bec,%ECX |
0x40ce0f MOV $0xf7,%EDX |
0x40ce14 CALL 4030c0 <__assert_fail@plt> |
0x40ce19 NOPW %CS:(%RAX,%RAX,1) |
0x40ce28 NOPW %CS:(%RAX,%RAX,1) |
0x40ce37 NOPW (%RAX,%RAX,1) |
0x40ce40 MOV $0x425c35,%EDI |
0x40ce45 MOV $0x425b07,%ESI |
0x40ce4a MOV $0x425c54,%ECX |
0x40ce4f MOV $0x106,%EDX |
0x40ce54 CALL 4030c0 <__assert_fail@plt> |
0x40ce59 NOPL (%RAX) |
Path / |
Source file and lines | linkCells.c:209-385 |
Module | exec |
nb instructions | 98 |
nb uops | 102 |
loop length | 686 |
used x86 registers | 13 |
used mmx registers | 0 |
used xmm registers | 1 |
used ymm registers | 0 |
used zmm registers | 0 |
nb stack references | 6 |
micro-operation queue | 17.00 cycles |
front end | 17.00 cycles |
P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 4.80 | 4.80 | 4.67 | 4.67 | 8.00 | 4.87 | 4.80 | 8.00 | 8.00 | 8.00 | 4.73 | 4.67 |
cycles | 4.80 | 4.80 | 4.67 | 4.67 | 8.00 | 4.87 | 4.80 | 8.00 | 8.00 | 8.00 | 4.73 | 4.67 |
Cycles executing div or sqrt instructions | NA |
FE+BE cycles | 16.45 |
Stall cycles | 0.00 |
Front-end | 17.00 |
Dispatch | 8.00 |
Overall L1 | 17.00 |
all | 4% |
load | NA (no load vectorizable/vectorized instructions) |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 6% |
all | 8% |
load | NA (no load vectorizable/vectorized instructions) |
store | 10% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 7% |
Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
SUB $0x78,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %RSI,-0x48(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xc(%RDI),%R14D | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RDI,-0x40(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x14(%RDI),%EDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CMP %EDI,%R14D | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %EDI,-0x38(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
JGE 40c872 <updateLinkCells+0x52> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV %EDI,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOVSXD %R14D,%RDI | 1 | 0 | 0.33 | 0 | 0 | 0 | 0.33 | 0 | 0 | 0 | 0 | 0.33 | 0 | 1 | 0.33 |
SAL $0x2,%RDI | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0-2 | 0.50 |
MOV -0x40(%RBP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
ADD 0x78(%RAX),%RDI | 1 | 0.20 | 0.20 | 0.33 | 0.33 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.33 | 1 | 0.33 |
MOV %R14D,%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
NOT %EAX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
ADD %ECX,%EAX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
LEA 0x4(,%RAX,4),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
XOR %ESI,%ESI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
CALL 4152a0 <_intel_fast_memset> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV -0x38(%RBP),%EDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
TEST %R14D,%R14D | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JLE 40cd80 <updateLinkCells+0x560> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV -0x40(%RBP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x78(%RAX),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
LEA 0x1(%R14),%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1-2 | 0.20 |
MOV %ECX,-0x2c(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
XOR %R9D,%R9D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VPCMPEQD %XMM0,%XMM0,%XMM0 | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.50 |
MOV %RAX,-0x60(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R14,-0xa0(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
JMP 40c8cc <updateLinkCells+0xac> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 5.84 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
XCHG %AX,%AX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
ADD $0x78,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
POP %RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %RBP | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
RET | 1 | 0.50 | 0 | 0.33 | 0.33 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0.33 | 0 | 2.13 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV $0x425be2,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425b07,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425bec,%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0xf6,%EDX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CALL 4030c0 <__assert_fail@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV $0x425c1b,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425b07,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425bec,%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0xf7,%EDX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CALL 4030c0 <__assert_fail@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV $0x425c35,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425b07,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425c54,%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x106,%EDX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CALL 4030c0 <__assert_fail@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
Source file and lines | linkCells.c:209-385 |
Module | exec |
nb instructions | 98 |
nb uops | 102 |
loop length | 686 |
used x86 registers | 13 |
used mmx registers | 0 |
used xmm registers | 1 |
used ymm registers | 0 |
used zmm registers | 0 |
nb stack references | 6 |
micro-operation queue | 17.00 cycles |
front end | 17.00 cycles |
P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 4.80 | 4.80 | 4.67 | 4.67 | 8.00 | 4.87 | 4.80 | 8.00 | 8.00 | 8.00 | 4.73 | 4.67 |
cycles | 4.80 | 4.80 | 4.67 | 4.67 | 8.00 | 4.87 | 4.80 | 8.00 | 8.00 | 8.00 | 4.73 | 4.67 |
Cycles executing div or sqrt instructions | NA |
FE+BE cycles | 16.45 |
Stall cycles | 0.00 |
Front-end | 17.00 |
Dispatch | 8.00 |
Overall L1 | 17.00 |
all | 4% |
load | NA (no load vectorizable/vectorized instructions) |
store | 0% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 6% |
all | 8% |
load | NA (no load vectorizable/vectorized instructions) |
store | 10% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | NA (no add-sub vectorizable/vectorized instructions) |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 7% |
Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
PUSH %RBP | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
MOV %RSP,%RBP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
PUSH %R15 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R14 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R13 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %R12 | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
PUSH %RBX | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 5-12 | 0.50 |
SUB $0x78,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOV %RSI,-0x48(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0xc(%RDI),%R14D | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV %RDI,-0x40(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV 0x14(%RDI),%EDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
CMP %EDI,%R14D | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV %EDI,-0x38(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
JGE 40c872 <updateLinkCells+0x52> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV %EDI,%ECX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
MOVSXD %R14D,%RDI | 1 | 0 | 0.33 | 0 | 0 | 0 | 0.33 | 0 | 0 | 0 | 0 | 0.33 | 0 | 1 | 0.33 |
SAL $0x2,%RDI | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0-2 | 0.50 |
MOV -0x40(%RBP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
ADD 0x78(%RAX),%RDI | 1 | 0.20 | 0.20 | 0.33 | 0.33 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.33 | 1 | 0.33 |
MOV %R14D,%EAX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
NOT %EAX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
ADD %ECX,%EAX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
LEA 0x4(,%RAX,4),%RDX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
XOR %ESI,%ESI | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
CALL 4152a0 <_intel_fast_memset> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
MOV -0x38(%RBP),%EDI | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
TEST %R14D,%R14D | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 2 | 0.20 |
JLE 40cd80 <updateLinkCells+0x560> | 1 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 |
MOV -0x40(%RBP),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
MOV 0x78(%RAX),%RAX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1 | 0.33 |
LEA 0x1(%R14),%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1-2 | 0.20 |
MOV %ECX,-0x2c(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
XOR %R9D,%R9D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
VPCMPEQD %XMM0,%XMM0,%XMM0 | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0.50 |
MOV %RAX,-0x60(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
MOV %R14,-0xa0(%RBP) | 1 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 1 | 0.50 |
JMP 40c8cc <updateLinkCells+0xac> | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 5.84 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
XCHG %AX,%AX | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
ADD $0x78,%RSP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.17 |
POP %RBX | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R12 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R13 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R14 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %R15 | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
POP %RBP | 1 | 0 | 0 | 0.33 | 0.33 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 1-6 | 0.33 |
RET | 1 | 0.50 | 0 | 0.33 | 0.33 | 0 | 0 | 0.50 | 0 | 0 | 0 | 0 | 0.33 | 0 | 2.13 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV $0x425be2,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425b07,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425bec,%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0xf6,%EDX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CALL 4030c0 <__assert_fail@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV $0x425c1b,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425b07,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425bec,%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0xf7,%EDX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CALL 4030c0 <__assert_fail@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW %CS:(%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
NOPW (%RAX,%RAX,1) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
MOV $0x425c35,%EDI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425b07,%ESI | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x425c54,%ECX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
MOV $0x106,%EDX | 1 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0.20 | 0 | 0 | 0 | 0.20 | 0 | 1 | 0.20 |
CALL 4030c0 <__assert_fail@plt> | 2 | 0 | 0 | 0 | 0 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 1 |
NOPL (%RAX) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.17 |
Name | Coverage (%) | Time (s) |
---|---|---|
▼updateLinkCells– | 0.32 | 0.04 |
▼Loop 79 - linkCells.c:209-371 - exec– | 0.01 | 0.05 |
○Loop 80 - linkCells.c:209-371 - exec | 0.31 | 1.99 |