Function: .omp_outlined..64 | Module: exec | Source: miniqmc.cpp:411-475 [...] | Coverage: 0.01% |
---|
Function: .omp_outlined..64 | Module: exec | Source: miniqmc.cpp:411-475 [...] | Coverage: 0.01% |
---|
/home/hbollore/qaas-runs/171-284-6744/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/TinyVector.h: 62 - 62 |
-------------------------------------------------------------------------------- |
62: X[d] = T(0); |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/refwrap.h: 347 - 347 |
-------------------------------------------------------------------------------- |
347: { return *_M_data; } |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/stl_algobase.h: 909 - 910 |
-------------------------------------------------------------------------------- |
909: for (; __first != __last; ++__first) |
910: *__first = __value; |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/stl_vector.h: 100 - 1124 |
-------------------------------------------------------------------------------- |
100: : _M_start(), _M_finish(), _M_end_of_storage() |
[...] |
366: _M_deallocate(_M_impl._M_start, |
367: _M_impl._M_end_of_storage - _M_impl._M_start); |
[...] |
378: return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer(); |
[...] |
386: if (__p) |
[...] |
395: this->_M_impl._M_start = this->_M_allocate(__n); |
396: this->_M_impl._M_finish = this->_M_impl._M_start; |
397: this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n; |
[...] |
1124: return *(this->_M_impl._M_start + __n); |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/stl_uninitialized.h: 748 - 748 |
-------------------------------------------------------------------------------- |
748: for (; __n > 0; --__n, (void) ++__cur) |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/random.h: 1873 - 1873 |
-------------------------------------------------------------------------------- |
1873: return (__aurng() * (__p.b() - __p.a())) + __p.a(); |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/alloc_traits.h: 261 - 318 |
-------------------------------------------------------------------------------- |
261: ::new((void*)__p) _Tp(std::forward<_Args>(__args)...); |
[...] |
318: { return __a.allocate(__n); } |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/unique_ptr.h: 191 - 191 |
-------------------------------------------------------------------------------- |
191: pointer _M_ptr() const noexcept { return std::get<0>(_M_t); } |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/new_allocator.h: 120 - 158 |
-------------------------------------------------------------------------------- |
120: if (__builtin_expect(__n > this->_M_max_size(), false)) |
[...] |
137: return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp))); |
[...] |
158: _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n)); |
/home/hbollore/qaas-runs/171-284-6744/intel/miniqmc/build/miniqmc/src/Utilities/NewTimer.h: 242 - 249 |
-------------------------------------------------------------------------------- |
242: ScopeGuard(TIMER& t) : timer(t) { timer.start(); } |
[...] |
249: ~ScopeGuard() { timer.stop(); } |
/usr/lib/gcc/aarch64-linux-gnu/12/../../../../include/c++/12/bits/random.tcc: 404 - 3379 |
-------------------------------------------------------------------------------- |
404: for (size_t __k = 0; __k < (__n - __m); ++__k) |
405: { |
406: _UIntType __y = ((_M_x[__k] & __upper_mask) |
407: | (_M_x[__k + 1] & __lower_mask)); |
408: _M_x[__k] = (_M_x[__k + __m] ^ (__y >> 1) |
409: ^ ((__y & 0x01) ? __a : 0)); |
410: } |
411: |
412: for (size_t __k = (__n - __m); __k < (__n - 1); ++__k) |
413: { |
414: _UIntType __y = ((_M_x[__k] & __upper_mask) |
415: | (_M_x[__k + 1] & __lower_mask)); |
416: _M_x[__k] = (_M_x[__k + (__m - __n)] ^ (__y >> 1) |
417: ^ ((__y & 0x01) ? __a : 0)); |
418: } |
419: |
420: _UIntType __y = ((_M_x[__n - 1] & __upper_mask) |
421: | (_M_x[0] & __lower_mask)); |
[...] |
458: if (_M_p >= state_size) |
459: _M_gen_rand(); |
460: |
461: // Calculate o(x(i)). |
462: result_type __z = _M_x[_M_p++]; |
463: __z ^= (__z >> __u) & __d; |
464: __z ^= (__z << __s) & __b; |
465: __z ^= (__z << __t) & __c; |
466: __z ^= (__z >> __l); |
[...] |
3372: __sum += _RealType(__urng() - __urng.min()) * __tmp; |
3373: __tmp *= __r; |
3374: } |
3375: __ret = __sum / __tmp; |
3376: if (__builtin_expect(__ret >= _RealType(1), 0)) |
3377: { |
3378: #if _GLIBCXX_USE_C99_MATH_TR1 |
3379: __ret = std::nextafter(_RealType(1), _RealType(0)); |
/home/hbollore/qaas-runs/171-284-6744/intel/miniqmc/build/miniqmc/src/Utilities/StdRandom.h: 102 - 106 |
-------------------------------------------------------------------------------- |
102: for (int i = 0; i < n; ++i) |
103: d[i] = uniform(myRNG); |
104: } |
105: |
106: inline void generate_normal(T* restrict d, int n) { BoxMuller2::generate(*this, d, n); } |
/home/hbollore/qaas-runs/171-284-6744/intel/miniqmc/build/miniqmc/src/Drivers/miniqmc.cpp: 411 - 475 |
-------------------------------------------------------------------------------- |
411: #pragma omp parallel for reduction(+ : my_accepted) |
412: for (int iw = 0; iw < nmovers; iw++) |
413: { |
414: auto& els = *mover_list[iw]->els_ptr; |
415: auto& random_th = mover_list[iw]->rng; |
416: auto& wavefunction = mover_list[iw]->wavefunction; |
417: auto& ecp = mover_list[iw]->nlpp; |
418: |
419: ParticlePos delta(nels); |
420: ParticlePos rOnSphere(nknots); |
421: |
422: aligned_vector<RealType> ur(nels); |
423: |
424: Timers[Timer_Diffusion].get().start(); |
425: for (int l = 0; l < nsubsteps; ++l) // drift-and-diffusion |
426: { |
427: random_th.generate_uniform(ur.data(), nels); |
428: random_th.generate_normal(&delta[0][0], nels3); |
429: for (int iel = 0; iel < nels; ++iel) |
430: { |
431: // Compute gradient at the current position |
432: Timers[Timer_evalGrad].get().start(); |
433: PosType grad_now = wavefunction.evalGrad(els, iel); |
434: Timers[Timer_evalGrad].get().stop(); |
435: |
436: // Construct trial move |
437: els.makeMove(iel, delta[iel]); |
438: |
439: // Compute gradient at the trial position |
440: Timers[Timer_ratioGrad].get().start(); |
441: PosType grad_new; |
442: wavefunction.ratioGrad(els, iel, grad_new); |
443: Timers[Timer_ratioGrad].get().stop(); |
444: |
445: // Accept/reject the trial move |
446: if (ur[iel] < accept) // MC |
447: { |
448: // Update position, and update temporary storage |
449: Timers[Timer_Update].get().start(); |
450: wavefunction.acceptMove(els, iel); |
451: Timers[Timer_Update].get().stop(); |
452: els.acceptMove(iel); |
453: my_accepted++; |
454: } |
455: else |
456: { |
457: els.rejectMove(iel); |
458: wavefunction.restore(iel); |
459: } |
460: } // iel |
461: wavefunction.completeUpdates(); |
462: } // substeps |
463: |
464: els.donePbyP(); |
465: |
466: // evaluate Kinetic Energy |
467: wavefunction.evaluateGL(els); |
468: |
469: Timers[Timer_Diffusion].get().stop(); |
470: |
471: // Compute NLPP energy using integral over spherical points |
472: { |
473: ecp.randomize(rOnSphere); // pick random sphere |
474: ScopedTimer local(Timers[Timer_ECP]); |
475: ecp.evaluate(els, wavefunction); |
/home/hbollore/qaas-runs/171-284-6744/intel/miniqmc/build/miniqmc/src/Numerics/OhmmsPETE/OhmmsVector.h: 47 - 301 |
-------------------------------------------------------------------------------- |
47: { |
48: if (n) |
[...] |
144: virtual ~Vector() { free(); } |
[...] |
210: if (nAllocated) |
211: { |
212: mAllocator.deallocate(X, nAllocated); |
[...] |
289: T* X = nullptr; |
[...] |
300: X = mAllocator.allocate(n); |
301: nLocal = n; |
/home/hbollore/qaas-runs/171-284-6744/intel/miniqmc/build/miniqmc/src/Particle/ParticleAttrib.h: 34 - 34 |
-------------------------------------------------------------------------------- |
34: explicit inline ParticleAttrib(size_t n = 0) : __my_base(n), InUnit(0) {} |
/home/hbollore/qaas-runs/171-284-6744/intel/miniqmc/build/miniqmc/src/Platforms/CPU/SIMD/Mallocator.hpp: 76 - 78 |
-------------------------------------------------------------------------------- |
76: if (n == 0) |
77: throw std::runtime_error("Mallocator::deallocate does not accept size 0 allocations."); |
78: free(p); |
0x4097f0 SUB SP, SP, #400 |
0x4097f4 STR D10, [SP, #272] |
0x4097f8 STP D9, D8, [SP, #288] |
0x4097fc STP X29, X30, [SP, #304] |
0x409800 STP X28, X27, [SP, #320] |
0x409804 STP X26, X25, [SP, #336] |
0x409808 STP X24, X23, [SP, #352] |
0x40980c STP X22, X21, [SP, #368] |
0x409810 STP X20, X19, [SP, #384] |
0x409814 ADD X29, SP, #304 |
0x409818 LDR W8, [X2] |
0x40981c STR X7, [SP, #88] |
0x409820 STR X6, [SP, #152] |
0x409824 SUBS W19, W8, #1 |
0x409828 STP X5, X3, [SP, #48] |
0x40982c STR X4, [SP, #120] |
0x409830 B.LT 40a2a8 |
0x409834 LDR W20, [X0] |
0x409838 MOVZ W8, #1 |
0x40983c ADRP X0, |
0x409840 ADD X0, X0, #2936 |
0x409844 SUB X3, X29, #48 |
0x409848 STP W19, WZR, [X29, #488] |
0x40984c STUR XZR, [X29, #460] |
0x409850 SUB X4, X29, #20 |
0x409854 SUB X5, X29, #24 |
0x409858 SUB X6, X29, #44 |
0x40985c MOVZ W2, #34 |
0x409860 STUR W8, [X29, #468] |
0x409864 STR W8, [SP] |
0x409868 MOVZ W7, #1 |
0x40986c ORR W1, WZR, W20 |
0x409870 BL 404a40 |
0x409874 LDP W8, W10, [X29, #488] |
0x409878 SBFM X10, X10, #0, #31 |
0x40987c CMP W8, W19 |
0x409880 CSEL W8, W8, W19, #11 |
0x409884 CMP W10, W8 |
0x409888 STUR W8, [X29, #488] |
0x40988c B.GT 40a21c |
0x409890 LDR X9, [X29, #104] |
0x409894 STR W20, [SP, #12] |
0x409898 MOVZ W20, #45279 |
0x40989c CNTW X25, ALL |
0x4098a0 CNTD X21, ALL |
0x4098a4 FMOV D8, #1.0000000 |
0x4098a8 ADD W8, W8, #1 |
0x4098ac MOVZ X24, #2 |
0x4098b0 MOVZ X23, #3 |
0x4098b4 MOVK W20, #39176 |
0x4098b8 MOVZ X19, #399 |
0x4098bc STR W8, [SP, #36] |
0x4098c0 STR X9, [SP, #112] |
0x4098c4 LDR X9, [X29, #96] |
0x4098c8 MOVZ X27, #229 |
0x4098cc STR X9, [SP, #80] |
0x4098d0 SUB X9, X29, #96 |
0x4098d4 ADD X9, X9, #16 |
0x4098d8 STR X9, [SP, #40] |
0x4098dc ORR X9, XZR, X10 |
0x4098e0 B 4098f8 |
(58) 0x4098e4 LDR X9, [SP, #64] |
(58) 0x4098e8 LDR W8, [SP, #36] |
(58) 0x4098ec ADD X9, X9, #1 |
(58) 0x4098f0 CMP W8, W9 |
(58) 0x4098f4 B.EQ 40a218 |
(58) 0x4098f8 LDR X8, [SP, #56] |
(58) 0x4098fc LDR X8, [X8] |
(58) 0x409900 LDR X28, [X8, X9,LSL #3] |
(58) 0x409904 LDR X8, [SP, #120] |
(58) 0x409908 LDR X10, [X28, #5064] |
(58) 0x40990c LDRSW X1, [X8] |
(58) 0x409910 MOVZ X8, #24 |
(58) 0x409914 STP X8, X10, [SP, #136] |
(58) 0x409918 STP X9, X1, [SP, #64] |
(58) 0x40991c CBZ W1, 409980 |
(58) 0x409920 TBNZ W1, #31, 40a2d0 |
(58) 0x409924 ADD X8, X1, X1,LSL #1 |
(58) 0x409928 UBFM X22, X8, #61, #60 |
(58) 0x40992c ORR X0, XZR, X22 |
(58) 0x409930 BL 404950 |
(58) 0x409934 ORR X9, XZR, #3841 |
(58) 0x409938 SUB X8, X22, #24 |
(58) 0x40993c LDR X10, [SP, #136] |
(58) 0x409940 MOVK X9, #43691 |
(58) 0x409944 UMULH X8, X8, X9 |
(58) 0x409948 MOVZ W9, #24 |
(58) 0x40994c UBFM X8, X8, #4, #63 |
(58) 0x409950 MADD X2, X8, X9, X10 |
(58) 0x409954 RDVL X8, #1 |
(58) 0x409958 CMP X8, #17 |
(58) 0x40995c B.CS 409988 |
(58) 0x409960 ORR W1, WZR, WZR |
(58) 0x409964 ORR X22, XZR, X0 |
(58) 0x409968 BL 4049d0 |
(58) 0x40996c LDR X1, [SP, #72] |
(58) 0x409970 B 4099b0 |
0x409974 HINT #0 |
0x409978 HINT #0 |
0x40997c HINT #0 |
(58) 0x409980 ORR X22, XZR, XZR |
(58) 0x409984 B 4099b0 |
(58) 0x409988 LDR X1, [SP, #72] |
(58) 0x40998c WHILELO P0.B, XZR, X2 |
(58) 0x409990 ORR X8, XZR, XZR |
(58) 0x409994 DUP Z0.B, #0 |
(58) 0x409998 ORR X22, XZR, X0 |
(58) 0x40999c HINT #0 |
(61) 0x4099a0 ST1B {Z0.B}, P0, [X22, X8] |
(61) 0x4099a4 INCP X8, P0.B |
(61) 0x4099a8 WHILELO P0.B, X8, X2 |
(61) 0x4099ac B.MI 4099a0 |
(58) 0x4099b0 LDR X8, [SP, #48] |
(58) 0x4099b4 STR X22, [SP, #96] |
(58) 0x4099b8 LDRSW X26, [X8] |
(58) 0x4099bc ADRP X8, |
(58) 0x4099c0 ADD X8, X8, #3192 |
(58) 0x4099c4 STP X8, X26, [X29, #928] |
(58) 0x4099c8 LDR X8, [SP, #40] |
(58) 0x4099cc STP XZR, XZR, [X8] |
(58) 0x4099d0 CBZ W26, 409a50 |
(58) 0x4099d4 TBNZ W26, #31, 40a2d0 |
(58) 0x4099d8 ADD X8, X26, X26,LSL #1 |
(58) 0x4099dc UBFM X22, X8, #61, #60 |
(58) 0x4099e0 ORR X0, XZR, X22 |
(58) 0x4099e4 BL 404950 |
(58) 0x4099e8 ORR X9, XZR, #3841 |
(58) 0x4099ec SUB X8, X22, #24 |
(58) 0x4099f0 LDR X10, [SP, #136] |
(58) 0x4099f4 STP X26, X0, [X29, #944] |
(58) 0x4099f8 STUR X26, [X29, #424] |
(58) 0x4099fc MOVK X9, #43691 |
(58) 0x409a00 UMULH X8, X8, X9 |
(58) 0x409a04 MOVZ W9, #24 |
(58) 0x409a08 UBFM X8, X8, #4, #63 |
(58) 0x409a0c MADD X2, X8, X9, X10 |
(58) 0x409a10 RDVL X8, #1 |
(58) 0x409a14 CMP X8, #17 |
(58) 0x409a18 B.CS 409a2c |
(58) 0x409a1c ORR W1, WZR, WZR |
(58) 0x409a20 BL 4049d0 |
(58) 0x409a24 LDR X1, [SP, #72] |
(58) 0x409a28 B 409a50 |
(58) 0x409a2c LDR X1, [SP, #72] |
(58) 0x409a30 WHILELO P0.B, XZR, X2 |
(58) 0x409a34 ORR X8, XZR, XZR |
(58) 0x409a38 DUP Z0.B, #0 |
(58) 0x409a3c HINT #0 |
(60) 0x409a40 ST1B {Z0.B}, P0, [X0, X8] |
(60) 0x409a44 INCP X8, P0.B |
(60) 0x409a48 WHILELO P0.B, X8, X2 |
(60) 0x409a4c B.MI 409a40 |
(58) 0x409a50 ADRP X8, |
(58) 0x409a54 ADD X8, X8, #3120 |
(58) 0x409a58 STUR WZR, [X29, #452] |
(58) 0x409a5c STP XZR, XZR, [X29, #904] |
(58) 0x409a60 STP XZR, X8, [X29, #920] |
(58) 0x409a64 CBZ W1, 409aa0 |
(58) 0x409a68 SUB X0, X29, #120 |
(58) 0x409a6c BL 40c1b0 |
(58) 0x409a70 LDR X8, [SP, #72] |
(58) 0x409a74 ORR X26, XZR, X0 |
(58) 0x409a78 STUR X0, [X29, #392] |
(58) 0x409a7c UBFM X22, X8, #61, #60 |
(58) 0x409a80 RDVL X8, #1 |
(58) 0x409a84 CMP X8, #17 |
(58) 0x409a88 B.CS 409aac |
(58) 0x409a8c ORR X0, XZR, X26 |
(58) 0x409a90 ORR W1, WZR, WZR |
(58) 0x409a94 ORR X2, XZR, X22 |
(58) 0x409a98 BL 4049d0 |
(58) 0x409a9c B 409ad0 |
(58) 0x409aa0 ORR X8, XZR, XZR |
(58) 0x409aa4 ORR X9, XZR, XZR |
(58) 0x409aa8 B 409ad8 |
(58) 0x409aac WHILELO P0.B, XZR, X22 |
(58) 0x409ab0 ORR X8, XZR, XZR |
(58) 0x409ab4 DUP Z0.B, #0 |
(58) 0x409ab8 HINT #0 |
(58) 0x409abc HINT #0 |
(59) 0x409ac0 ST1B {Z0.B}, P0, [X26, X8] |
(59) 0x409ac4 INCP X8, P0.B |
(59) 0x409ac8 WHILELO P0.B, X8, X22 |
(59) 0x409acc B.MI 409ac0 |
(58) 0x409ad0 ADD X8, X26, X22 |
(58) 0x409ad4 ADD X9, X26, X22 |
(58) 0x409ad8 STP X9, X8, [X29, #912] |
(58) 0x409adc LDR X8, [SP, #152] |
(58) 0x409ae0 LDR X8, [X8] |
(58) 0x409ae4 LDR X0, [X8, #16] |
(58) 0x409ae8 BL 46c620 |
(58) 0x409aec MOVZ W8, #5072 |
(58) 0x409af0 ADD X8, X28, X8 |
(58) 0x409af4 STR X8, [SP, #128] |
(58) 0x409af8 LDR X8, [SP, #88] |
(58) 0x409afc LDR W8, [X8] |
(58) 0x409b00 CMP W8, #1 |
(58) 0x409b04 B.LT 40a168 |
(46) 0x409b08 LDR X26, [SP, #96] |
(46) 0x409b0c ADD X8, X28, #16 |
(46) 0x409b10 STR WZR, [SP, #108] |
(46) 0x409b14 STR X8, [SP, #136] |
(46) 0x409b18 HINT #0 |
(46) 0x409b1c HINT #0 |
(46) 0x409b20 LDR X8, [SP, #120] |
(46) 0x409b24 LDR W15, [X8] |
(46) 0x409b28 CMP W15, #1 |
(46) 0x409b2c B.LT 409fe4 |
(46) 0x409b30 LDR D0, [X28, #5024] |
(46) 0x409b34 LDR D9, [X28, #5016] |
(46) 0x409b38 LDUR X16, [X29, #392] |
(46) 0x409b3c ORR X26, XZR, XZR |
(46) 0x409b40 FSUB D10, D0, S9 |
(46) 0x409b44 LDR X22, [X28, #5008] |
(49) 0x409b48 CMP X22, #624 |
(49) 0x409b4c B.CC 409d0c |
(49) 0x409b50 SUB W8, W25, #1 |
(49) 0x409b54 MOVZ W11, #227 |
(49) 0x409b58 ORR X9, XZR, XZR |
(49) 0x409b5c PTRUE P2.D, ALL |
(49) 0x409b60 AND X10, X8, X11 |
(49) 0x409b64 EOR X8, X10, X11 |
(49) 0x409b68 ADDVL X11, X28, #1 |
(54) 0x409b6c UBFM X12, X9, #61, #60 |
(54) 0x409b70 ADD X9, X9, X25 |
(54) 0x409b74 ADD X13, X28, X12 |
(54) 0x409b78 ADD X12, X11, X12 |
(54) 0x409b7c LD1D {Z0.D}, P2/Z, [X13, X24,LSL #3] |
(54) 0x409b80 LD1D {Z1.D}, P2/Z, [X12, X24,LSL #3] |
(54) 0x409b84 LD1D {Z3.D}, P2/Z, [X12, X23,LSL #3] |
(54) 0x409b88 LD1D {Z2.D}, P2/Z, [X13, X23,LSL #3] |
(54) 0x409b8c MOVPRFX Z4, Z2 |
(54) 0x409b90 AND Z4.D, Z4.D, #2147483646 |
(54) 0x409b94 MOVPRFX Z5, Z3 |
(54) 0x409b98 AND Z5.D, Z5.D, #2147483646 |
(54) 0x409b9c AND Z0.D, Z0.D, #-2147483648 |
(54) 0x409ba0 AND Z1.D, Z1.D, #-2147483648 |
(54) 0x409ba4 AND Z3.D, Z3.D, #1 |
(54) 0x409ba8 AND Z2.D, Z2.D, #1 |
(54) 0x409bac ORR Z0.D, Z4.D, Z0.D |
(54) 0x409bb0 ORR Z1.D, Z5.D, Z1.D |
(54) 0x409bb4 LD1D {Z4.D}, P2/Z, [X13, X19,LSL #3] |
(54) 0x409bb8 LD1D {Z5.D}, P2/Z, [X12, X19,LSL #3] |
(54) 0x409bbc CMPEQ P1.D, P2/Z, Z3.D, #0 |
(54) 0x409bc0 CMPEQ P0.D, P2/Z, Z2.D, #0 |
(54) 0x409bc4 DUP Z2.D, X20 |
(54) 0x409bc8 MOVPRFX Z3, Z2 |
(54) 0x409bcc CPY Z3.D, P0/M, #0 |
(54) 0x409bd0 CMP X8, X9 |
(54) 0x409bd4 LSR Z0.D, Z0.D, #63 |
(54) 0x409bd8 LSR Z1.D, Z1.D, #63 |
(54) 0x409bdc CPY Z2.D, P1/M, #0 |
(54) 0x409be0 EOR Z0.D, Z0.D, Z4.D |
(54) 0x409be4 EOR Z1.D, Z1.D, Z5.D |
(54) 0x409be8 EOR Z0.D, Z0.D, Z3.D |
(54) 0x409bec EOR Z1.D, Z1.D, Z2.D |
(54) 0x409bf0 ST1D {Z0.D}, P2, [X13, X24,LSL #3] |
(54) 0x409bf4 ST1D {Z1.D}, P2, [X12, X24,LSL #3] |
(54) 0x409bf8 B.NE 409b6c |
(49) 0x409bfc MOVZ X13, #230 |
(49) 0x409c00 CBZ X10, 409c44 |
(49) 0x409c04 LDR X9, [SP, #136] |
(49) 0x409c08 LDR X9, [X9, X8,LSL #3] |
(57) 0x409c0c ADD X10, X28, X8,LSL #3 |
(57) 0x409c10 AND X11, X9, #6177 |
(57) 0x409c14 ADD X8, X8, #1 |
(57) 0x409c18 CMP X8, #227 |
(57) 0x409c1c LDR X9, [X10, #24] |
(57) 0x409c20 AND X12, X9, #6015 |
(57) 0x409c24 ORR X11, X12, X11 |
(57) 0x409c28 LDR X12, [X10, #3192] |
(57) 0x409c2c EOR X11, X12, X11,LSR #1 |
(57) 0x409c30 SBFM X12, X9, #0, #0 |
(57) 0x409c34 AND X12, X12, X20 |
(57) 0x409c38 EOR X11, X11, X12 |
(57) 0x409c3c STR X11, [X10, #16] |
(57) 0x409c40 B.NE 409c0c |
(49) 0x409c44 SUB W8, W21, #1 |
(49) 0x409c48 MOVZ W11, #396 |
(49) 0x409c4c ORR X9, XZR, XZR |
(49) 0x409c50 PTRUE P1.D, ALL |
(49) 0x409c54 AND X10, X8, X11 |
(49) 0x409c58 EOR X8, X10, X11 |
(49) 0x409c5c MOVZ W11, #623 |
(49) 0x409c60 SUB X11, X11, X10 |
(55) 0x409c64 ADD X12, X28, X9,LSL #3 |
(55) 0x409c68 ADD X9, X9, X21 |
(55) 0x409c6c LD1D {Z0.D}, P1/Z, [X12, X27,LSL #3] |
(55) 0x409c70 LD1D {Z1.D}, P1/Z, [X12, X13,LSL #3] |
(55) 0x409c74 MOVPRFX Z2, Z1 |
(55) 0x409c78 AND Z2.D, Z2.D, #2147483646 |
(55) 0x409c7c AND Z0.D, Z0.D, #-2147483648 |
(55) 0x409c80 AND Z1.D, Z1.D, #1 |
(55) 0x409c84 ORR Z0.D, Z2.D, Z0.D |
(55) 0x409c88 LD1D {Z2.D}, P1/Z, [X12, X24,LSL #3] |
(55) 0x409c8c LSR Z0.D, Z0.D, #63 |
(55) 0x409c90 CMPEQ P0.D, P1/Z, Z1.D, #0 |
(55) 0x409c94 DUP Z1.D, X20 |
(55) 0x409c98 CMP X8, X9 |
(55) 0x409c9c CPY Z1.D, P0/M, #0 |
(55) 0x409ca0 EOR Z0.D, Z0.D, Z2.D |
(55) 0x409ca4 EOR Z0.D, Z0.D, Z1.D |
(55) 0x409ca8 ST1D {Z0.D}, P1, [X12, X27,LSL #3] |
(55) 0x409cac B.NE 409c64 |
(49) 0x409cb0 CBZ X10, 409cf8 |
(49) 0x409cb4 LDR X9, [SP, #136] |
(49) 0x409cb8 LDR X9, [X9, X11,LSL #3] |
(49) 0x409cbc HINT #0 |
(56) 0x409cc0 ADD X10, X28, X8,LSL #3 |
(56) 0x409cc4 AND X11, X9, #6177 |
(56) 0x409cc8 ADD X8, X8, #1 |
(56) 0x409ccc CMP X8, #396 |
(56) 0x409cd0 LDR X9, [X10, #1840] |
(56) 0x409cd4 AND X12, X9, #6015 |
(56) 0x409cd8 ORR X11, X12, X11 |
(56) 0x409cdc LDR X12, [X10, #16] |
(56) 0x409ce0 EOR X11, X12, X11,LSR #1 |
(56) 0x409ce4 SBFM X12, X9, #0, #0 |
(56) 0x409ce8 AND X12, X12, X20 |
(56) 0x409cec EOR X11, X11, X12 |
(56) 0x409cf0 STR X11, [X10, #1832] |
(56) 0x409cf4 B.NE 409cc0 |
(49) 0x409cf8 LDR X8, [SP, #136] |
(49) 0x409cfc MOVZ W9, #1 |
(49) 0x409d00 LDR X10, [X8] |
(49) 0x409d04 ORR X8, XZR, X10 |
(49) 0x409d08 B 409ee4 |
(49) 0x409d0c LDR X8, [SP, #136] |
(49) 0x409d10 ADD X9, X22, #1 |
(49) 0x409d14 CMP X22, #623 |
(49) 0x409d18 STR X9, [X28, #5008] |
(49) 0x409d1c LDR X8, [X8, X22,LSL #3] |
(49) 0x409d20 B.NE 409f0c |
(49) 0x409d24 SUB W9, W25, #1 |
(49) 0x409d28 MOVZ W12, #227 |
(49) 0x409d2c ORR X10, XZR, XZR |
(49) 0x409d30 PTRUE P2.D, ALL |
(49) 0x409d34 AND X11, X9, X12 |
(49) 0x409d38 EOR X9, X11, X12 |
(49) 0x409d3c ADDVL X12, X28, #1 |
(50) 0x409d40 UBFM X13, X10, #61, #60 |
(50) 0x409d44 ADD X10, X10, X25 |
(50) 0x409d48 ADD X14, X28, X13 |
(50) 0x409d4c ADD X13, X12, X13 |
(50) 0x409d50 LD1D {Z0.D}, P2/Z, [X14, X24,LSL #3] |
(50) 0x409d54 LD1D {Z1.D}, P2/Z, [X13, X24,LSL #3] |
(50) 0x409d58 LD1D {Z3.D}, P2/Z, [X13, X23,LSL #3] |
(50) 0x409d5c LD1D {Z2.D}, P2/Z, [X14, X23,LSL #3] |
(50) 0x409d60 MOVPRFX Z4, Z2 |
(50) 0x409d64 AND Z4.D, Z4.D, #2147483646 |
(50) 0x409d68 MOVPRFX Z5, Z3 |
(50) 0x409d6c AND Z5.D, Z5.D, #2147483646 |
(50) 0x409d70 AND Z0.D, Z0.D, #-2147483648 |
(50) 0x409d74 AND Z1.D, Z1.D, #-2147483648 |
(50) 0x409d78 AND Z3.D, Z3.D, #1 |
(50) 0x409d7c AND Z2.D, Z2.D, #1 |
(50) 0x409d80 ORR Z0.D, Z4.D, Z0.D |
(50) 0x409d84 ORR Z1.D, Z5.D, Z1.D |
(50) 0x409d88 LD1D {Z4.D}, P2/Z, [X14, X19,LSL #3] |
(50) 0x409d8c LD1D {Z5.D}, P2/Z, [X13, X19,LSL #3] |
(50) 0x409d90 CMPEQ P1.D, P2/Z, Z3.D, #0 |
(50) 0x409d94 CMPEQ P0.D, P2/Z, Z2.D, #0 |
(50) 0x409d98 DUP Z2.D, X20 |
(50) 0x409d9c MOVPRFX Z3, Z2 |
(50) 0x409da0 CPY Z3.D, P0/M, #0 |
(50) 0x409da4 CMP X9, X10 |
(50) 0x409da8 LSR Z0.D, Z0.D, #63 |
(50) 0x409dac LSR Z1.D, Z1.D, #63 |
(50) 0x409db0 CPY Z2.D, P1/M, #0 |
(50) 0x409db4 EOR Z0.D, Z0.D, Z4.D |
(50) 0x409db8 EOR Z1.D, Z1.D, Z5.D |
(50) 0x409dbc EOR Z0.D, Z0.D, Z3.D |
(50) 0x409dc0 EOR Z1.D, Z1.D, Z2.D |
(50) 0x409dc4 ST1D {Z0.D}, P2, [X14, X24,LSL #3] |
(50) 0x409dc8 ST1D {Z1.D}, P2, [X13, X24,LSL #3] |
(50) 0x409dcc B.NE 409d40 |
(49) 0x409dd0 MOVZ X14, #230 |
(49) 0x409dd4 CBZ X11, 409e18 |
(49) 0x409dd8 LDR X10, [SP, #136] |
(49) 0x409ddc LDR X10, [X10, X9,LSL #3] |
(53) 0x409de0 ADD X11, X28, X9,LSL #3 |
(53) 0x409de4 AND X12, X10, #6177 |
(53) 0x409de8 ADD X9, X9, #1 |
(53) 0x409dec CMP X9, #227 |
(53) 0x409df0 LDR X10, [X11, #24] |
(53) 0x409df4 AND X13, X10, #6015 |
(53) 0x409df8 ORR X12, X13, X12 |
(53) 0x409dfc LDR X13, [X11, #3192] |
(53) 0x409e00 EOR X12, X13, X12,LSR #1 |
(53) 0x409e04 SBFM X13, X10, #0, #0 |
(53) 0x409e08 AND X13, X13, X20 |
(53) 0x409e0c EOR X12, X12, X13 |
(53) 0x409e10 STR X12, [X11, #16] |
(53) 0x409e14 B.NE 409de0 |
(49) 0x409e18 SUB W9, W21, #1 |
(49) 0x409e1c MOVZ W12, #396 |
(49) 0x409e20 ORR X10, XZR, XZR |
(49) 0x409e24 PTRUE P1.D, ALL |
(49) 0x409e28 AND X11, X9, X12 |
(49) 0x409e2c EOR X9, X11, X12 |
(49) 0x409e30 MOVZ W12, #623 |
(49) 0x409e34 SUB X12, X12, X11 |
(49) 0x409e38 HINT #0 |
(49) 0x409e3c HINT #0 |
(51) 0x409e40 ADD X13, X28, X10,LSL #3 |
(51) 0x409e44 ADD X10, X10, X21 |
(51) 0x409e48 LD1D {Z0.D}, P1/Z, [X13, X27,LSL #3] |
(51) 0x409e4c LD1D {Z1.D}, P1/Z, [X13, X14,LSL #3] |
(51) 0x409e50 MOVPRFX Z2, Z1 |
(51) 0x409e54 AND Z2.D, Z2.D, #2147483646 |
(51) 0x409e58 AND Z0.D, Z0.D, #-2147483648 |
(51) 0x409e5c AND Z1.D, Z1.D, #1 |
(51) 0x409e60 ORR Z0.D, Z2.D, Z0.D |
(51) 0x409e64 LD1D {Z2.D}, P1/Z, [X13, X24,LSL #3] |
(51) 0x409e68 LSR Z0.D, Z0.D, #63 |
(51) 0x409e6c CMPEQ P0.D, P1/Z, Z1.D, #0 |
(51) 0x409e70 DUP Z1.D, X20 |
(51) 0x409e74 CMP X9, X10 |
(51) 0x409e78 CPY Z1.D, P0/M, #0 |
(51) 0x409e7c EOR Z0.D, Z0.D, Z2.D |
(51) 0x409e80 EOR Z0.D, Z0.D, Z1.D |
(51) 0x409e84 ST1D {Z0.D}, P1, [X13, X27,LSL #3] |
(51) 0x409e88 B.NE 409e40 |
(49) 0x409e8c CBZ X11, 409ed8 |
(49) 0x409e90 LDR X10, [SP, #136] |
(49) 0x409e94 LDR X10, [X10, X12,LSL #3] |
(49) 0x409e98 HINT #0 |
(49) 0x409e9c HINT #0 |
(52) 0x409ea0 ADD X11, X28, X9,LSL #3 |
(52) 0x409ea4 AND X12, X10, #6177 |
(52) 0x409ea8 ADD X9, X9, #1 |
(52) 0x409eac CMP X9, #396 |
(52) 0x409eb0 LDR X10, [X11, #1840] |
(52) 0x409eb4 AND X13, X10, #6015 |
(52) 0x409eb8 ORR X12, X13, X12 |
(52) 0x409ebc LDR X13, [X11, #16] |
(52) 0x409ec0 EOR X12, X13, X12,LSR #1 |
(52) 0x409ec4 SBFM X13, X10, #0, #0 |
(52) 0x409ec8 AND X13, X13, X20 |
(52) 0x409ecc EOR X12, X12, X13 |
(52) 0x409ed0 STR X12, [X11, #1832] |
(52) 0x409ed4 B.NE 409ea0 |
(49) 0x409ed8 LDR X10, [SP, #136] |
(49) 0x409edc ORR X9, XZR, XZR |
(49) 0x409ee0 LDR X10, [X10] |
(49) 0x409ee4 LDR X11, [X28, #5000] |
(49) 0x409ee8 AND X12, X10, #6015 |
(49) 0x409eec SBFM X10, X10, #0, #0 |
(49) 0x409ef0 AND X10, X10, X20 |
(49) 0x409ef4 AND X11, X11, #6177 |
(49) 0x409ef8 ORR X11, X12, X11 |
(49) 0x409efc LDR X12, [X28, #3184] |
(49) 0x409f00 EOR X11, X12, X11,LSR #1 |
(49) 0x409f04 EOR X10, X11, X10 |
(49) 0x409f08 STR X10, [X28, #5000] |
(49) 0x409f0c LDR X10, [SP, #136] |
(49) 0x409f10 ADD X22, X9, #1 |
(49) 0x409f14 MOVZ W11, #22144 |
(49) 0x409f18 MOVZ W12, #61382 |
(49) 0x409f1c STR X22, [X28, #5008] |
(49) 0x409f20 MOVK W11, #40236 |
(49) 0x409f24 LDR X9, [X10, X9,LSL #3] |
(49) 0x409f28 UBFM X10, X9, #11, #42 |
(49) 0x409f2c EOR X9, X10, X9 |
(49) 0x409f30 UBFM W10, W9, #25, #24 |
(49) 0x409f34 AND X10, X10, X11 |
(49) 0x409f38 EOR X9, X10, X9 |
(49) 0x409f3c UBFM W10, W9, #17, #16 |
(49) 0x409f40 AND X10, X10, X12 |
(49) 0x409f44 EOR X9, X10, X9 |
(49) 0x409f48 UBFM X10, X8, #11, #42 |
(49) 0x409f4c EOR X8, X10, X8 |
(49) 0x409f50 EOR X9, X9, X9,LSR #18 |
(49) 0x409f54 UBFM W10, W8, #25, #24 |
(49) 0x409f58 AND X10, X10, X11 |
(49) 0x409f5c UCVTF D1, X9 |
(49) 0x409f60 EOR X8, X10, X8 |
(49) 0x409f64 UBFM W10, W8, #17, #16 |
(49) 0x409f68 AND X10, X10, X12 |
(49) 0x409f6c EOR X8, X10, X8 |
(49) 0x409f70 EOR X8, X8, X8,LSR #18 |
(49) 0x409f74 UCVTF D0, X8 |
(49) 0x409f78 MOVZ X8, #16880 |
(49) 0x409f7c FMOV D2, X8 |
(49) 0x409f80 MOVZ X8, #15344 |
(49) 0x409f84 FMADD D0, D1, D2, D0 |
(49) 0x409f88 FMOV D1, X8 |
(49) 0x409f8c FMUL D0, D0, D1 |
(49) 0x409f90 FCMP D0, D8 |
(49) 0x409f94 B.GE 409fb0 |
(49) 0x409f98 FMADD D0, D10, D0, D9 |
(49) 0x409f9c STR D0, [X16, X26,LSL #3] |
(49) 0x409fa0 ADD X26, X26, #1 |
(49) 0x409fa4 CMP X26, X15 |
(49) 0x409fa8 B.NE 409b48 |
(46) 0x409fac B 409fe0 |
(49) 0x409fb0 FMOV D0, #1.0000000 |
(49) 0x409fb4 MOVI D1, #0 |
(49) 0x409fb8 STP X16, X15, [SP, #16] |
(49) 0x409fbc BL 404b00 |
(49) 0x409fc0 LDP X16, X15, [SP, #16] |
(49) 0x409fc4 FMADD D0, D10, D0, D9 |
(49) 0x409fc8 STR D0, [X16, X26,LSL #3] |
(49) 0x409fcc ADD X26, X26, #1 |
(49) 0x409fd0 CMP X26, X15 |
(49) 0x409fd4 B.NE 409b48 |
(46) 0x409fd8 HINT #0 |
(46) 0x409fdc HINT #0 |
(46) 0x409fe0 LDR X26, [SP, #96] |
(46) 0x409fe4 LDR X8, [SP, #80] |
(46) 0x409fe8 LDR W2, [X8] |
(46) 0x409fec ORR X0, XZR, X28 |
(46) 0x409ff0 ORR X1, XZR, X26 |
(46) 0x409ff4 BL 40c6e0 |
(46) 0x409ff8 LDR X8, [SP, #120] |
(46) 0x409ffc LDR W8, [X8] |
(46) 0x40a000 CMP W8, #1 |
(46) 0x40a004 B.LT 40a144 |
(47) 0x40a008 ORR X22, XZR, XZR |
(47) 0x40a00c B 40a038 |
0x40a010 HINT #0 |
0x40a014 HINT #0 |
0x40a018 HINT #0 |
0x40a01c HINT #0 |
(48) 0x40a020 LDR X8, [SP, #120] |
(48) 0x40a024 ADD X22, X22, #1 |
(48) 0x40a028 ADD X26, X26, #24 |
(48) 0x40a02c LDRSW X8, [X8] |
(48) 0x40a030 CMP X22, X8 |
(48) 0x40a034 B.GE 40a140 |
(48) 0x40a038 LDR X8, [SP, #152] |
(48) 0x40a03c LDR X8, [X8] |
(48) 0x40a040 LDR X0, [X8, #40] |
(48) 0x40a044 BL 46c620 |
(48) 0x40a048 LDR X0, [SP, #128] |
(48) 0x40a04c LDR X1, [SP, #144] |
(48) 0x40a050 ORR W2, WZR, W22 |
(48) 0x40a054 BL 40de40 |
(48) 0x40a058 LDR X8, [SP, #152] |
(48) 0x40a05c LDR X8, [X8] |
(48) 0x40a060 LDR X0, [X8, #40] |
(48) 0x40a064 BL 46c740 |
(48) 0x40a068 LDR X0, [SP, #144] |
(48) 0x40a06c ORR W1, WZR, W22 |
(48) 0x40a070 ORR X2, XZR, X26 |
(48) 0x40a074 MOVZ W3, #1 |
(48) 0x40a078 BL 44a420 |
(48) 0x40a07c LDR X8, [SP, #152] |
(48) 0x40a080 LDR X8, [X8] |
(48) 0x40a084 LDR X0, [X8, #48] |
(48) 0x40a088 BL 46c620 |
(48) 0x40a08c STP XZR, XZR, [X29, #880] |
(48) 0x40a090 STUR XZR, [X29, #384] |
(48) 0x40a094 LDR X0, [SP, #128] |
(48) 0x40a098 LDR X1, [SP, #144] |
(48) 0x40a09c ORR W2, WZR, W22 |
(48) 0x40a0a0 SUB X3, X29, #144 |
(48) 0x40a0a4 BL 40df50 |
(48) 0x40a0a8 LDR X8, [SP, #152] |
(48) 0x40a0ac LDR X8, [X8] |
(48) 0x40a0b0 LDR X0, [X8, #48] |
(48) 0x40a0b4 BL 46c740 |
(48) 0x40a0b8 LDUR X8, [X29, #392] |
(48) 0x40a0bc LDR D0, [X8, X22,LSL #3] |
(48) 0x40a0c0 LDR X8, [SP, #112] |
(48) 0x40a0c4 LDR D1, [X8] |
(48) 0x40a0c8 FCMP D0, D1 |
(48) 0x40a0cc B.GE 40a120 |
(48) 0x40a0d0 LDR X8, [SP, #152] |
(48) 0x40a0d4 LDR X8, [X8] |
(48) 0x40a0d8 LDR X0, [X8, #56] |
(48) 0x40a0dc BL 46c620 |
(48) 0x40a0e0 LDR X0, [SP, #128] |
(48) 0x40a0e4 LDR X1, [SP, #144] |
(48) 0x40a0e8 ORR W2, WZR, W22 |
(48) 0x40a0ec BL 40e130 |
(48) 0x40a0f0 LDR X8, [SP, #152] |
(48) 0x40a0f4 LDR X8, [X8] |
(48) 0x40a0f8 LDR X0, [X8, #56] |
(48) 0x40a0fc BL 46c740 |
(48) 0x40a100 LDR X0, [SP, #144] |
(48) 0x40a104 ORR W1, WZR, W22 |
(48) 0x40a108 BL 44abf0 |
(48) 0x40a10c LDUR W8, [X29, #460] |
(48) 0x40a110 ADD W8, W8, #1 |
(48) 0x40a114 STUR W8, [X29, #460] |
(48) 0x40a118 B 40a020 |
0x40a11c HINT #0 |
(48) 0x40a120 LDR X0, [SP, #144] |
(48) 0x40a124 ORR W1, WZR, W22 |
(48) 0x40a128 BL 44af10 |
(48) 0x40a12c LDR X0, [SP, #128] |
(48) 0x40a130 ORR W1, WZR, W22 |
(48) 0x40a134 BL 40e270 |
(48) 0x40a138 B 40a020 |
0x40a13c HINT #0 |
(47) 0x40a140 LDR X26, [SP, #96] |
(46) 0x40a144 LDR X0, [SP, #128] |
(46) 0x40a148 BL 40e200 |
(46) 0x40a14c LDR X8, [SP, #88] |
(46) 0x40a150 LDR W9, [SP, #108] |
(46) 0x40a154 LDR W8, [X8] |
(46) 0x40a158 ADD W9, W9, #1 |
(46) 0x40a15c STR W9, [SP, #108] |
(46) 0x40a160 CMP W9, W8 |
(46) 0x40a164 B.LT 409b20 |
(58) 0x40a168 LDR X0, [SP, #144] |
(58) 0x40a16c ORR W1, WZR, WZR |
(58) 0x40a170 BL 44af20 |
(58) 0x40a174 LDR X0, [SP, #128] |
(58) 0x40a178 LDR X1, [SP, #144] |
(58) 0x40a17c BL 40e280 |
(58) 0x40a180 LDR X8, [SP, #152] |
(58) 0x40a184 LDR X8, [X8] |
(58) 0x40a188 LDR X0, [X8, #16] |
(58) 0x40a18c BL 46c740 |
(58) 0x40a190 MOVZ W8, #5184 |
(58) 0x40a194 SUB X1, X29, #96 |
(58) 0x40a198 ADD X22, X28, X8 |
(58) 0x40a19c ORR X0, XZR, X22 |
(58) 0x40a1a0 BL 40afa0 |
(58) 0x40a1a4 LDR X8, [SP, #152] |
(58) 0x40a1a8 LDR X8, [X8] |
(58) 0x40a1ac LDR X26, [X8, #24] |
(58) 0x40a1b0 ORR X0, XZR, X26 |
(58) 0x40a1b4 BL 46c620 |
(58) 0x40a1b8 LDR X1, [SP, #144] |
(58) 0x40a1bc LDR X2, [SP, #128] |
(58) 0x40a1c0 ORR X0, XZR, X22 |
(58) 0x40a1c4 BL 40b220 |
(58) 0x40a1c8 ORR X0, XZR, X26 |
(58) 0x40a1cc BL 46c740 |
(58) 0x40a1d0 LDUR X0, [X29, #392] |
(58) 0x40a1d4 LDR X22, [SP, #72] |
(58) 0x40a1d8 CBZ X0, 40a1ec |
(58) 0x40a1dc LDUR X8, [X29, #408] |
(58) 0x40a1e0 CMP X8, X0 |
(58) 0x40a1e4 B.EQ 40a2d4 |
(58) 0x40a1e8 BL 404cd0 |
(58) 0x40a1ec ADRP X8, |
(58) 0x40a1f0 ADD X8, X8, #3192 |
(58) 0x40a1f4 STUR X8, [X29, #416] |
(58) 0x40a1f8 LDUR X8, [X29, #432] |
(58) 0x40a1fc CBZ X8, 40a208 |
(58) 0x40a200 LDUR X0, [X29, #440] |
(58) 0x40a204 BL 4049b0 |
(58) 0x40a208 CBZ W22, 4098e4 |
(58) 0x40a20c LDR X0, [SP, #96] |
(58) 0x40a210 BL 4049b0 |
(58) 0x40a214 B 4098e4 |
0x40a218 LDR W20, [SP, #12] |
0x40a21c LDR X19, [X29, #112] |
0x40a220 ORR W1, WZR, W20 |
0x40a224 ADRP X0, |
0x40a228 ADD X0, X0, #2960 |
0x40a22c BL 404bf0 |
0x40a230 SUB X8, X29, #52 |
0x40a234 ADRP X6, |
0x40a238 ORR W1, WZR, W20 |
0x40a23c ADRP X0, |
0x40a240 ADD X0, X0, #2984 |
0x40a244 STUR X8, [X29, #416] |
0x40a248 ADRP X5, |
0x40a24c ADD X5, X5, #2000 |
0x40a250 SUB X4, X29, #96 |
0x40a254 LDR X6, [X6, #3904] |
0x40a258 MOVZ W2, #1 |
0x40a25c MOVZ W3, #8 |
0x40a260 BL 404b40 |
0x40a264 CMP W0, #2 |
0x40a268 B.EQ 40a2a0 |
0x40a26c CMP W0, #1 |
0x40a270 B.NE 40a2a8 |
0x40a274 LDR W8, [X19] |
0x40a278 LDUR W9, [X29, #460] |
0x40a27c ADRP X2, |
0x40a280 ORR W1, WZR, W20 |
0x40a284 ADRP X0, |
0x40a288 ADD X0, X0, #2984 |
0x40a28c ADD W8, W9, W8 |
0x40a290 STR W8, [X19] |
0x40a294 LDR X2, [X2, #3904] |
0x40a298 BL 404860 |
0x40a29c B 40a2a8 |
0x40a2a0 LDUR W8, [X29, #460] |
0x40a2a4 LDADD W8, W8, [X19] |
0x40a2a8 LDP D9, D8, [SP, #288] |
0x40a2ac LDR D10, [SP, #272] |
0x40a2b0 LDP X20, X19, [SP, #384] |
0x40a2b4 LDP X22, X21, [SP, #368] |
0x40a2b8 LDP X24, X23, [SP, #352] |
0x40a2bc LDP X26, X25, [SP, #336] |
0x40a2c0 LDP X28, X27, [SP, #320] |
0x40a2c4 LDP X29, X30, [SP, #304] |
0x40a2c8 ADD SP, SP, #400 |
0x40a2cc RET |
0x40a2d0 BL 404ca0 |
0x40a2d4 MOVZ W0, #16 |
0x40a2d8 BL 404b90 |
0x40a2dc ORR X19, XZR, X0 |
0x40a2e0 ADRP X1, |
0x40a2e4 ADD X1, X1, #1193 |
0x40a2e8 BL 404720 |
0x40a2ec ADRP X1, |
0x40a2f0 ADRP X2, |
0x40a2f4 ORR X0, XZR, X19 |
0x40a2f8 LDR X1, [X1, #3912] |
0x40a2fc LDR X2, [X2, #3816] |
0x40a300 BL 404c00 |
0x40a304 BL 40a420 |
0x40a308 ORR X20, XZR, X0 |
0x40a30c ORR X0, XZR, X19 |
0x40a310 BL 404b20 |
0x40a314 ORR X0, XZR, X20 |
0x40a318 BL 40a420 |
0x40a31c BL 40a420 |
0x40a320 BL 40a420 |
0x40a324 BL 40a420 |
0x40a328 BL 40a420 |
0x40a32c BL 40a420 |
Coverage (%) | Name | Source Location | Module |
---|
Path / |
Source file and lines | miniqmc.cpp:411-475 |
Module | exec |
nb instructions | 140 |
loop length | 560 |
nb stack references | 0 |
front end | 16.25 cycles |
P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 11.50 | 11.50 | 19.00 | 19.00 | 19.00 | 19.00 | 1.00 | 1.00 | 0.50 | 0.50 | 15.33 | 15.33 | 15.33 | 11.00 | 11.00 |
cycles | 11.50 | 11.50 | 19.00 | 19.00 | 19.00 | 19.00 | 1.00 | 1.00 | 0.50 | 0.50 | 15.33 | 15.33 | 15.33 | 11.00 | 11.00 |
Cycles executing div or sqrt instructions | NA |
Front-end | 16.25 |
Overall L1 | 19.00 |
all | 6% |
load | 33% |
store | 33% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 0% |
Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
SUB SP, SP, #400 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR D10, [SP, #272] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 2 | 0.50 |
STP D9, D8, [SP, #288] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 2 | 0.50 |
STP X29, X30, [SP, #304] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X28, X27, [SP, #320] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X26, X25, [SP, #336] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X24, X23, [SP, #352] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X22, X21, [SP, #368] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X20, X19, [SP, #384] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
ADD X29, SP, #304 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
LDR W8, [X2] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
STR X7, [SP, #88] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STR X6, [SP, #152] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
SUBS W19, W8, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
STP X5, X3, [SP, #48] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STR X4, [SP, #120] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
B.LT 40a2a8 <.omp_outlined..64+0xab8> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDR W20, [X0] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
MOVZ W8, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X0, <4e783c> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X0, X0, #2936 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB X3, X29, #48 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STP W19, WZR, [X29, #488] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STUR XZR, [X29, #460] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
SUB X4, X29, #20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB X5, X29, #24 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB X6, X29, #44 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ W2, #34 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STUR W8, [X29, #468] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STR W8, [SP] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
MOVZ W7, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR W1, WZR, W20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404a40 <@plt_start@+0x510> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDP W8, W10, [X29, #488] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
SBFM X10, X10, #0, #31 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CMP W8, W19 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
CSEL W8, W8, W19, #11 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CMP W10, W8 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
STUR W8, [X29, #488] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
B.GT 40a21c <.omp_outlined..64+0xa2c> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDR X9, [X29, #104] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
STR W20, [SP, #12] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
MOVZ W20, #45279 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CNTW X25, ALL | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 |
CNTD X21, ALL | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 |
FMOV D8, #1.0000000 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 2 | 0.25 |
ADD W8, W8, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ X24, #2 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ X23, #3 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVK W20, #39176 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ X19, #399 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR W8, [SP, #36] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STR X9, [SP, #112] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
LDR X9, [X29, #96] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
MOVZ X27, #229 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR X9, [SP, #80] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
SUB X9, X29, #96 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X9, X9, #16 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR X9, [SP, #40] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
ORR X9, XZR, X10 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
B 4098f8 <.omp_outlined..64+0x108> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
LDR W20, [SP, #12] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
LDR X19, [X29, #112] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
ORR W1, WZR, W20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X0, <4e7224> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X0, X0, #2960 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404bf0 <@plt_start@+0x6c0> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
SUB X8, X29, #52 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X6, <4eb234> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR W1, WZR, W20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X0, <4e723c> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X0, X0, #2984 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STUR X8, [X29, #416] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
ADRP X5, <200409248> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X5, X5, #2000 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB X4, X29, #96 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
LDR X6, [X6, #3904] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
MOVZ W2, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ W3, #8 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404b40 <@plt_start@+0x610> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
CMP W0, #2 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
B.EQ 40a2a0 <.omp_outlined..64+0xab0> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
CMP W0, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
B.NE 40a2a8 <.omp_outlined..64+0xab8> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDR W8, [X19] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
LDUR W9, [X29, #460] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
ADRP X2, <4eb27c> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR W1, WZR, W20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X0, <4e7284> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X0, X0, #2984 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD W8, W9, W8 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR W8, [X19] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
LDR X2, [X2, #3904] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
BL 404860 <@plt_start@+0x330> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
B 40a2a8 <.omp_outlined..64+0xab8> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDUR W8, [X29, #460] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
LDADD W8, W8, [X19] | ||||||||||||||||||
LDP D9, D8, [SP, #288] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 6 | 0.33 |
LDR D10, [SP, #272] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 6 | 0.33 |
LDP X20, X19, [SP, #384] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X22, X21, [SP, #368] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X24, X23, [SP, #352] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X26, X25, [SP, #336] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X28, X27, [SP, #320] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X29, X30, [SP, #304] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
ADD SP, SP, #400 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
RET | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 404ca0 <@plt_start@+0x770> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOVZ W0, #16 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404b90 <@plt_start@+0x660> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
ORR X19, XZR, X0 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X1, <4b42e0> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X1, X1, #1193 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404720 <@plt_start@+0x1f0> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
ADRP X1, <4eb2ec> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X2, <4eb2f0> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR X0, XZR, X19 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
LDR X1, [X1, #3912] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
LDR X2, [X2, #3816] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
BL 404c00 <@plt_start@+0x6d0> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
ORR X20, XZR, X0 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR X0, XZR, X19 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404b20 <@plt_start@+0x5f0> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
ORR X0, XZR, X20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
Source file and lines | miniqmc.cpp:411-475 |
Module | exec |
nb instructions | 140 |
loop length | 560 |
nb stack references | 0 |
front end | 16.25 cycles |
P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
uops | 11.50 | 11.50 | 19.00 | 19.00 | 19.00 | 19.00 | 1.00 | 1.00 | 0.50 | 0.50 | 15.33 | 15.33 | 15.33 | 11.00 | 11.00 |
cycles | 11.50 | 11.50 | 19.00 | 19.00 | 19.00 | 19.00 | 1.00 | 1.00 | 0.50 | 0.50 | 15.33 | 15.33 | 15.33 | 11.00 | 11.00 |
Cycles executing div or sqrt instructions | NA |
Front-end | 16.25 |
Overall L1 | 19.00 |
all | 6% |
load | 33% |
store | 33% |
mul | NA (no mul vectorizable/vectorized instructions) |
add-sub | 0% |
fma | NA (no fma vectorizable/vectorized instructions) |
div/sqrt | NA (no div/sqrt vectorizable/vectorized instructions) |
other | 0% |
Instruction | Nb FU | P0 | P1 | P2 | P3 | P4 | P5 | P6 | P7 | P8 | P9 | P10 | P11 | P12 | P13 | P14 | Latency | Recip. throughput |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
SUB SP, SP, #400 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR D10, [SP, #272] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 2 | 0.50 |
STP D9, D8, [SP, #288] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0.50 | 0.50 | 0 | 0 | 0 | 2 | 0.50 |
STP X29, X30, [SP, #304] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X28, X27, [SP, #320] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X26, X25, [SP, #336] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X24, X23, [SP, #352] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X22, X21, [SP, #368] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STP X20, X19, [SP, #384] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
ADD X29, SP, #304 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
LDR W8, [X2] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
STR X7, [SP, #88] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STR X6, [SP, #152] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
SUBS W19, W8, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
STP X5, X3, [SP, #48] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STR X4, [SP, #120] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
B.LT 40a2a8 <.omp_outlined..64+0xab8> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDR W20, [X0] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
MOVZ W8, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X0, <4e783c> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X0, X0, #2936 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB X3, X29, #48 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STP W19, WZR, [X29, #488] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STUR XZR, [X29, #460] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
SUB X4, X29, #20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB X5, X29, #24 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB X6, X29, #44 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ W2, #34 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STUR W8, [X29, #468] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STR W8, [SP] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
MOVZ W7, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR W1, WZR, W20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404a40 <@plt_start@+0x510> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDP W8, W10, [X29, #488] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
SBFM X10, X10, #0, #31 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CMP W8, W19 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
CSEL W8, W8, W19, #11 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CMP W10, W8 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
STUR W8, [X29, #488] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
B.GT 40a21c <.omp_outlined..64+0xa2c> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDR X9, [X29, #104] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
STR W20, [SP, #12] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
MOVZ W20, #45279 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
CNTW X25, ALL | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 |
CNTD X21, ALL | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 1 |
FMOV D8, #1.0000000 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 2 | 0.25 |
ADD W8, W8, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ X24, #2 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ X23, #3 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVK W20, #39176 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ X19, #399 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR W8, [SP, #36] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
STR X9, [SP, #112] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
LDR X9, [X29, #96] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
MOVZ X27, #229 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR X9, [SP, #80] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
SUB X9, X29, #96 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X9, X9, #16 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR X9, [SP, #40] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
ORR X9, XZR, X10 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
B 4098f8 <.omp_outlined..64+0x108> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
HINT #0 | ||||||||||||||||||
LDR W20, [SP, #12] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
LDR X19, [X29, #112] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
ORR W1, WZR, W20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X0, <4e7224> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X0, X0, #2960 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404bf0 <@plt_start@+0x6c0> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
SUB X8, X29, #52 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X6, <4eb234> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR W1, WZR, W20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X0, <4e723c> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X0, X0, #2984 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STUR X8, [X29, #416] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
ADRP X5, <200409248> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X5, X5, #2000 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
SUB X4, X29, #96 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
LDR X6, [X6, #3904] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
MOVZ W2, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
MOVZ W3, #8 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404b40 <@plt_start@+0x610> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
CMP W0, #2 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
B.EQ 40a2a0 <.omp_outlined..64+0xab0> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
CMP W0, #1 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.33 |
B.NE 40a2a8 <.omp_outlined..64+0xab8> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDR W8, [X19] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
LDUR W9, [X29, #460] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
ADRP X2, <4eb27c> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR W1, WZR, W20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X0, <4e7284> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X0, X0, #2984 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD W8, W9, W8 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
STR W8, [X19] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.50 | 0.50 | 0 | 0.50 | 0.50 | 1 | 0.50 |
LDR X2, [X2, #3904] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
BL 404860 <@plt_start@+0x330> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
B 40a2a8 <.omp_outlined..64+0xab8> | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
LDUR W8, [X29, #460] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
LDADD W8, W8, [X19] | ||||||||||||||||||
LDP D9, D8, [SP, #288] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 6 | 0.33 |
LDR D10, [SP, #272] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 6 | 0.33 |
LDP X20, X19, [SP, #384] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X22, X21, [SP, #368] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X24, X23, [SP, #352] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X26, X25, [SP, #336] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X28, X27, [SP, #320] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
LDP X29, X30, [SP, #304] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 1 |
ADD SP, SP, #400 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
RET | 1 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 404ca0 <@plt_start@+0x770> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
MOVZ W0, #16 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404b90 <@plt_start@+0x660> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
ORR X19, XZR, X0 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X1, <4b42e0> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADD X1, X1, #1193 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404720 <@plt_start@+0x1f0> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
ADRP X1, <4eb2ec> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ADRP X2, <4eb2f0> | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR X0, XZR, X19 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
LDR X1, [X1, #3912] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
LDR X2, [X2, #3816] | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.33 | 0.33 | 0.33 | 0 | 0 | 4 | 0.33 |
BL 404c00 <@plt_start@+0x6d0> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
ORR X20, XZR, X0 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
ORR X0, XZR, X19 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 404b20 <@plt_start@+0x5f0> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
ORR X0, XZR, X20 | 1 | 0 | 0 | 0.25 | 0.25 | 0.25 | 0.25 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
BL 40a420 <__clang_call_terminate> | 1 | 0.50 | 0.50 | 0.50 | 0.50 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.50 |
Name | Coverage (%) | Time (s) |
---|---|---|
▼.omp_outlined..64– | 0.01 | 0.02 |
▼Loop 47 - miniqmc.cpp:412-475 - exec– | 0 | 0 |
○Loop 48 - miniqmc.cpp:429-458 - exec | 0.01 | 0.02 |
▼Loop 46 - miniqmc.cpp:412-475 - exec– | 0 | 0 |
▼Loop 49 - StdRandom.h:102-103 - exec– | 0 | 0 |
○Loop 57 - random.tcc:404-409 - exec | 0 | 0 |
○Loop 50 - random.tcc:406-409 - exec | 0 | 0 |
○Loop 55 - random.tcc:414-417 - exec | 0 | 0 |
○Loop 53 - random.tcc:404-409 - exec | 0 | 0 |
○Loop 51 - random.tcc:414-417 - exec | 0 | 0 |
○Loop 56 - random.tcc:412-417 - exec | 0 | 0 |
○Loop 54 - random.tcc:406-409 - exec | 0 | 0 |
○Loop 52 - random.tcc:412-417 - exec | 0 | 0 |
▼Loop 58 - new_allocator.h:120-158 - exec– | 0 | 0 |
○Loop 60 - stl_algobase.h:910-910 - exec | 0 | 0 |
○Loop 61 - stl_algobase.h:910-910 - exec | 0 | 0 |
○Loop 59 - alloc_traits.h:261-261 - exec | 0 | 0 |